Short answer: Yes.
Longer answer: Yes, but no one would ever do this other than a training exercise. This would be necessarily slower, and when running FPGA, it was implemented on top. Not that this was not an interesting learning experience, of course. Go nuts!
source share