Geek Answers Handbook

Enable module in verilog

I want to include the verilog module in another file. How to include it in the code and how to compile the code to include the header file? Does it look like c?

+8
verilog
source share
1 answer

  • A basic example may include them both in the same file as on page 4 verilog in one day .

  • All files in one folder should be automatically found.

  • Include them as shown in Hello_World_Program_Output or in the example below.

  • In advanced workflows, files.f files are listed in verilog or config files containing include directories.

Include an example for (3):

`include "folder/sub.sv" module top; sub sub_i( .a(), .b() ...

The .v file extension is used to compile verilog, your compiler must use the latest standard before Verilog 2005. The .sv is for SystemVerilog. What replaced Verilog in 2009. The file extension causes the compiler to switch to SystemVerilog.

+15
source share

More articles:


All Articles